

N-Channel UltraFET Trench<sup>®</sup> MOSFET

V DS	Drain to Source voltage			80	v	
V <sub>GS</sub>	Gate to Source Voltage			±20	V	
	Drain Current -Continuous (Package limited)	T <sub>C</sub> = 25°C		22		
	-Continuous (Silicon limited)	T <sub>C</sub> = 25°C		48	Α	
D	-Continuous	T <sub>A</sub> = 25°C	(Note 1a)	8.8	~	
	-Pulsed			50		
р	Power Dissipation	T <sub>C</sub> = 25°C		78	W	
PD	Power Dissipation	T <sub>A</sub> = 25°C	(Note 1a)	2.5	vv	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature R	ange		-55 to +150	°C	

## **Thermal Characteristics**

FAIRCHILD SEMICONDUCTOR

**FDMS3572** 

**80V, 22A, 16.5m**Ω

$R_{ ext{ heta}JC}$	Thermal Resistance, Junction to Case	1.6	°C/W
$R_{ ext{ heta}JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	C/VV

# Package Marking and Ordering Information


Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS3572	FDMS3572	Power 56	7"	12mm	3000 units

Units

1/

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	octeristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	I <sub>D</sub> = 250μA, V <sub>GS</sub> = 0V	80			V
$\Delta BV_{DSS}$ $\Delta T_{J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\mu$ A, referenced to 25°C		76		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 64V, V <sub>GS</sub> = 0V			1	μA
I <sub>GSS</sub>	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA
On Chara	cteristics					
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	2	3.2	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_{.l}}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\mu$ A, referenced to 25°C	2	-11		mV/°C
0		V <sub>GS</sub> = 10V, I <sub>D</sub> = 8.8A		13.5	16.5	
r <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 6V, I_D = 8.4A$		18.3	24	mΩ
20(0.1)		$V_{GS} = 10V, I_D = 8.8A, T_J = 125^{\circ}C$		22.2	29	
9 <sub>FS</sub>	Forward Transconductance	V <sub>DS</sub> = 10V, I <sub>D</sub> = 8.8A		23		S
Dvnamic	Characteristics					
C <sub>iss</sub>	Input Capacitance			1870	2490	pF
C <sub>oss</sub>	Output Capacitance	$-V_{DS} = 40V, V_{GS} = 0V,$		275	365	pF
C <sub>rss</sub>	Reverse Transfer Capacitance	f = 1MHz		78	120	pF
R <sub>g</sub>	Gate Resistance	f = 1MHz		1.3		Ω
•	g Characteristics				I	I
t <sub>d(on)</sub>	Turn-On Delay Time			11	20	ns
t <sub>r</sub>	Rise Time	$V_{DD} = 40V, I_D = 8.8A$		13	24	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	—V <sub>GS</sub> = 10V, R <sub>GEN</sub> = 6Ω		24	39	ns
t <sub>f</sub>	Fall Time			12	22	ns
Q <sub>g(TOT)</sub>	Total Gate Charge at 10V	$V_{GS}$ = 0V to 10V $V_{DD}$ = 40V		28	40	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	$I_{\rm D} = 8.8 {\rm A}$		9		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge			8		nC
Drain-Sou	urce Diode Characteristics					
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>S</sub> = 8.8A (Note 2)		0.8	1.2	V
t <sub>rr</sub>	Reverse Recovery Time			43	65	ns
	Reverse Recovery Charge	— I <sub>F</sub> = 8.8A, di/dt = 100A/μs		71	107	nC
Q <sub>rr</sub> Notes:	Reverse Recovery Charge	ed on b. 1:	25°C/W whe	71	107 hile $R_{\theta CA}$ is c	nC


2: Pulse Test: Pulse Width < 300µs, Duty cycle < 2.0%.




FDMS3572 Rev.C

www.fairchildsemi.com





www.fairchildsemi.com



\_\_\_0.10 C 2X 5.0 A -0.77Ð 8 5 X 4.52 6.0 6.61 4.32 3.91-4 0.10 C 2X 1 PIN #1 IDENT -TOP VIEW 0.61 TYP. 1.27 TYP -0.8 MAX RECOMMENDED LAND PATTERN // 0.10 C (0.25)0.08 C ¢ 0.05 0.00 SIDE VIEW SEATING PLANE 3.86 <u>@</u> 3.66 0.64 0.44 PIN #1 IDENT (OPTIONAL) 3.42 3.22 4.01? .10 5 1.27 0.36-0.46 🚯 ⊕ 0.10 M C A B 3.81 0 ⊕ 0.05 M C BOTTOM VIEW NOTES: ODES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229. DATED 11/2001. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994 D. TERMINALS 5,6,7 AND 8 ARE TIED TO THE EXPOSED PADDLE MLP08GrevD

FDMS3572 N-Channel UltraFET Trench<sup>®</sup> MOSFET

FDMS3572 Rev.C

6

www.fairchildsemi.com



SEMICONDUCTOR

## FAIRCHILD SEMICONDUCTOR TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER <sup>®</sup>	UniFET™
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™	VCX™
Bottomless™	GTO™	OPTOLOGIC <sup>®</sup>	SPM™	Wire™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	
CoolFET™	I <sup>2</sup> C™	PACMAN™	SuperFET™	
CROSSVOLT™	<i>i-Lo</i> ™	POP™	SuperSOT™-3	
DOME™	ImpliedDisconnect <sup>™</sup>	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E <sup>2</sup> CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench <sup>®</sup>	TCM™	
FACT <sup>®</sup>	MICROCOUPLER™	QFET <sup>®</sup>	TinyBoost™	
FAST®	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics <sup>™</sup>	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic <sup>®</sup>	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. A	round the world.™	µSerDes™	TruTranslation™	
The Power Franchis	se <sup>®</sup>	ScalarPump™	UHC <sup>®</sup>	
Programmable Activ	e Droon™			

Programmable Active Droop™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

**PRODUCT STATUS DEFINITIONS** 

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

 Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.